Abstract-This
interconnects at medium and long distances. The possibility of all-in-silicon fabrication is especially attractive due to compatibility with standard CMOS technology, thereby enabling monolithic integration with large-scale digital signal-processing. For the electro-optical (E/O) conversion, silicon photonic modulators are used to modulate the desired information on to a continuous-wave (CW) light source, which is generated from an external laser source. Silicon photonic modulators include Electro-Absorption Modulators (EAM), Ring Resonator Modulators (RRM) and Mach-Zehnder Modulators (MZM). Compared with the MZM, EAM and RRM have the advantages of small driving voltage, compact size, and low capacitive loading. However, their optical bandwidth are typically below tens of nanometers, which makes them vulnerable to process and temperature variations, and thus inferior in terms of reliability [1] [2] [3] . Depletion-mode silicon MZMs can provide high-speed, broadband optical-spectra, and due to their high thermal-stability [1] [2] [3] [4] , qualify them as a preferable E/O device for robust fiber communication systems.
Long distance fiber communications conventionally use highperformance devices fabricated in more traditional photonic device materials, such as LiNbO 3 or III-V compounds such as InP. Generally speaking, longer distance data communications requires larger modulation depth (or ER). Commercial LiNbO 3 modulators typically have extinction ratios in excess of 13 dB, qualifying themselves as the best candidate for kilometer-reach links. On the other hand, the data center is booming as the personal internet grows fast, such as the 4G/5G cellphones [5] and the Internet-of-things [6] . Intra-data-center communications use medium-reach links covering approximately 100-1000 m distance, while requiring low power, high density integration and low cost. Silicon photonics is a potential technology that may enable energy-efficient, high-bandwidth and low-cost interconnect in next-generation datacenters [7] [8] [9] . Based on the mature CMOS technology, silicon photonics will enable the possibility to integrate more functions on a single chip, such as data-clock recovery and digital processing. This paper's goal is to bridge the co-design between the transmitter driver circuits with the silicon-photonic modulator. The rest of the paper is organized as follows. Section II discusses the design considerations of the E/O co-design. Section III demonstrates the design of a silicon photonic MZM transmitter including both the driver and modulator. Section IV presents the experimental performance results of the transmitter, while Section V concludes the entire paper.
II. MODULATOR DESIGN CONSIDERATIONS

A. Traveling-Wave vs Segmented-Electrode
The traveling-wave (TW) electrode is widely employed in commercial MZ modulators, as it provides good thermal insensitivity and high robustness against process and temperature variation. Typically, the TW electrode is designed as a transmission line, such as the coplanar waveguide (CPW), which starts from the input port and terminates to a matched impedance resistor ( Fig. 1(a) ). The TW electrode exhibits some advantages. First, this topology absorbs the electrode's capacitive loading into the T-line, and expands the effective electrical bandwidth. Once the bandwidth is not limited by capacitance, one can implement a longer phase shifter (several millimeters long) for larger optical ER. Second, traditional MZMs (InP or LiNbO3) and drivers are used as discrete devices that are mounted on the same board or connected by cables. This long path, including the bond wires, T-lines and connectors, makes the signal integrity sensitive to impedance discontinuity. The matched-impedance T-line and termination are able to absorb any possible reflections in the high-speed signal path. Third, the electrical / optical propagation velocities can be naturally matched without changing the circuit design.
Unfortunately, there are some draw backs for the TW topology. First, high resistivity of the on-chip metal wires make the T-line lossy, thereby attenuating the driving swing at the termination and degrading the modulation efficiency. For a standard 180 nm CMOS process (has the same metallization as Siphotonic processes), the thickest metal (∼4 um thickness) features ∼0.036 Ω/sheet resistance. Simulation results show that on a 4mm-length 6um-width T-line electrode, an input 7 V PP 20 GHz sinusoidal signal gets attenuated to 4.6 V PP when arrives at the far-end 50-ohm termination resistor. In order to compensate, a larger modulation swing is therefore required, which draws more power and introduces challenges to the driver circuit-design implementation. Second, the T-line typically terminates itself to a matched 50 Ω impedance, and therefore presents as a low impedance resistor to the driver. Therefore, in order to generate a large swing, huge currents are required. For example, a 6 V PP voltage swing on the differential electrodes requires 60 mA PP output current. Considering layout parasitics, it is hard to simultaneously achieve sufficient bandwidth while delivering large output power.
The Segmented-Electrode (SE) MZM employs multiple short-length phase shifters (less than 1/10 of the wavelength) in series, and allocates separate electrodes for each of them ( Fig. 1(b) ) [10] , [11] . Compared to the TW-MZM's single-input driver, this topology adopts the same amount of drivers as the electrodes. The merits of this architecture are the following.
(1) Splitting of the TW electrode into segments enables the modulator to be modeled as multiple lumped capacitors. Since charging a capacitor consumes much less power than a low-impedance transmission-line, a smaller-size voltage-mode driver can be used for the modulation. (2) Since the driving capability is not limited by the T-line's length, more segments could be cascaded together for larger phase shifts. Hence, for the same phase shift, smaller swing drivers can be used, reducing the driver size in deep sub-micron technologies.
However, the SE MZM also suffers from several drawbacks. First, the electrical propagation velocity may not naturally match the optical delay, and therefore requires additional precise timing control of the electrical signal delivery into each segment. Second, there is no termination impedance for either the modulator or the driver side. This is not preferable due to the signal reflections induced by impedance discontinuities. The high-speed path must be sufficiently short, such as direct wire-bonding or flip-chip packaging, in order to prevent signal integrity degradation. Finally, multiple pins must interface between the modulator and driver, which makes the integration complicated for wire-bonding and discrete packaging modules. On the contrary, flip-chip packaging and monolithic integration benefit the most, since all passive interconnects can be made very short. Finally, the SE-MZM may not necessarily save more power than the TW MZM, if we consider the additional power overhead of the velocity matching circuits.
In short conclusion, the traditional TW MZM is preferred by III-V drivers capable of high voltage-swing, since it requires only one driver whose implementation is straightforward and more reliable. The SE MZM is an alternative but promising solution for the CMOS heterogeneous or monolithic integration, which moves the complexity to the electrical driver design capable of smaller voltage swing and larger scale integration.
B. Driving Scheme
The design of MZMs are based on PN-junction phase shifters, which appear as diodes to the electrical driver. To drive the diode, electrical AC-modulation signals as well as proper DC-biasing should be provided. Traditionally in InP or LiNbO 3 MZMs with III-V driver links, the driver is able to provide 7 ∼ 8 V PP voltage swing, which makes them competent for long-haul high-ER transmitters. However, such single-ended drive is not compatible for CMOS-based drivers, due to the lower supply voltage VDD and breakdown stress. To maintain a reasonable ER, the phase shifter's effective length needs to be increased, and therefore requires the push-pull topology of the modulator. The basic idea is by driving both arms in opposite phases, the effective phase shift would be doubled around a common-mode level -the quadrature point. A single-ended output driver achieves push-pull by driving one arm's anode and the other's cathode simultaneously ( Fig. 2(a) ). At the same time, it needs a VDD and a GND for DC bias [12] .
To reduce the bias count, a differential driver could output to both arm's anodes. Since their cathodes are tied to the highest DC voltage, reverse-biasing is well guaranteed. The DC bias electrodes can be placed apart ( Fig. 2(b) ) [13] , [14] or shared by the two signal electrodes (Fig. 2(c) ) [15] , [16] . In these cases, the driving swing on each arm is Vs, while the effective phase shift length is doubled, which is called 'push-pull'.
A more efficient way is to use two separate drivers for both arms, with their differential outputs applied on both terminals of the diode ( Fig. 2(d) ). To guarantee reverse-bias, one of the drivers should operate in a higher voltage domain, e.g. VDD to 2 VDD, providing a Vs to 2Vs output swing. In this way, the voltage swing across each diode reaches 2Vs, which is doubled compared to prior topologies. Furthermore, because of the effective doubled length of the push-pull, a 4x phase shift improvement is obtained.
C. Velocity Match
In high-speed MZMs, the electrical wave launched onto the electrode travels in the same direction as the light in the waveguide. Assuming a data sequence is electrically modulated onto the light, the data-bit travels in the same speed as a photon, such that the highest phase shift can be achieved throughout the entire arm. This is known as the velocity matching in MZMs, which is desired not only for the TW topology, but also for the segmented-electrode design. While this matching refers to the group velocity that covers the entire data bandwidth, a previous derivation shows a simplified analysis [17] based on a single frequency input.
Assuming an impedance matched TW MZM (length = L) with CPW electrodes with an optical waveguide underneath, the overall phase shift can be calculated as [17] 
where
The equation reveals that the phase shift (ΔΦ) almost duplicates the electrical signal sin(2πf ), except for a frequency dependent amplitude (
θ/2 ) and a scaling factor (Δβ 0 ) determined by device and process parameters. The amplitude has a sinx/x type expression and features a −3 dB bandwidth f c (eq. (1)) approximately. In this case, the optical-electrical index (or velocity) mismatch δ greatly degrades the high-frequency response of the entire modulator, when it is integrated with an electrical driver.
In traveling-wave MZMs, the electrodes are typically realized in coplanar waveguides (CPW), which run in parallel to the optical mode towards the far-end 50 Ω (or 100 Ω differential) termination. The CPW has an intrinsic electrical velocity higher than the light in the waveguide, and an impedance higher than 50 Ω. When considering to the additional loading from phase shifter, the electrical index (or propagation speed) is calculated as
Where L CPW and C CPW are the unit-length inductance and capacitance. The transmission line characteristic impedance is represented as
By periodically loading it with phase shifter diodes, the velocity and characteristic impedance are decreased. The velocity match and impedance match can be simultaneously achieved if the diode capacitance is intentionally designed as
Where N m and N 0 are the microwave index with and without loading respectively, c is the speed of light, and Z 0 is the characteristic impedance of the CPW [18] .
The TW-MZM driver delivers electrical data to the input of the CPW, where the light and microwave are naturally aligned. In a well-designed modulator, the electrical and optical signals are kept synchronized throughout the entire phase shifter without any specific requirements for the driver circuits.
In the segmented-electrode MZM, each segment requires a dedicated driver and requires for E/O velocity matching. There are two ways to realize this behavior. First, by implementing a replica transmission line in the electrical driver, the input signal travels at approximately the same speed as the light (Fig. 1(b) ) [11] . Each driver cell then introduces the same propagation delay, which keeps matched when applied to the TW MZM. Process variation induced mismatch between the two T-lines will then require trimming with high resolution. The second way to match the velocity is by regulating the electrical outputs of each segment driver, which guarantees a modulation bit always actuates the same photons along the modulator. The light's traveling time between two neighboring segments can be predicted, and hence, a similar timing interval can be superposed onto the corresponding drivers. The simplest implementation of this is using RC delay at each driver cells' inputs [10] . Unfortunately, these low-pass filters inevitably degrade the electrical bandwidth and destroy the signal integrity. An alternative solution is to control the signal arrival at each driver location by using multi-phase clocks [11] , but increases the complexity of the clock distribution and timing issues. 
III. MZM TRANSMITTER CO-DESIGN
In this work, we demonstrate a traveling-wave MZM based silicon photonic transmitter [19] . The motivation is to realize a hybrid-integration all-CMOS transmitter, including both the modulator and the driver, that operates up to 25 Gb/s with low power consumption. Furthermore, the driver should provide programmable output swings to drive both silicon photonics and commercial III-V MZMs. The commercial MZM typically needs higher than 3 V PP voltage swing, while the silicon photonics require less.
A. MZM Design
The MZM employed in this design is similar to the one in [4] (Fig. 3(a) ). A depletion mode modulator is implemented in an 180 nm SOI CMOS process. The SOI substrate features a 220 nm thick top silicon layer, a 2 um buried oxide layer, a 700 μm silicon substrate layer and a 90 nm slab. The process utilizes doping regions of 0.6 um-wide for the P and N types, and 18 μm-wide for the P+ and N+ types. Furthermore, the MZM adopts 1μm-thick aluminum CPW electrodes, as well as 20 μm-wide (W) signal traces with 20 μm gaps (g) for each differential signal. In order to reverse-bias the PN junction, a fixed DC voltage V bias is required between −1 to −5 V. As shown in Fig. 2(b) , the V π ·L π varies between 2.2 to 2.4 V·cm when the V bias is adjusted from −1 to −3 V. In this work, a −2.3 V bias is chosen in order to obtain DC-coupling to the electrical driver. The MZM adopts an asymmetric topology that defines the modulation quadrature point, while the termination at the far-end is realized off-chip. The total difference on the length of the two arms is designed as 100 um, which causes a free spectral range (FSR) of ∼4 nm for the tradeoff between the tuning range and tuning resolution of the laser source.
To assist the driver design, a lumped MZM schematic is extracted and simulated based on the proposed model in [4] (Fig. 3(b) ). Since the driver is designed to provide +2.2 V for the reverse-bias, the MZM's junction capacitance and resistance are estimated as C J = 97.8 fF/mm and R J = 0.012 Ω · m. The characteristic impedance Z 0 of the electrode is simulated as 42 Ω and the group index of the rib waveguide is around n e = 3.2(n o = 3.78). The modulator adopts a 1.5 mm length phase shifter, which leads to around 40 GHz bandwidth derived in the measurement. More design details can be found in [4] except for the different length of this particular design.
B. Driver Architecture
Traditionally, in order to deliver a large swing onto the 50 Ω external modulator, the current mode logic (CML) topology is preferred. To withstand the high voltage swing, stacked devices with thick oxide are employed to protect the switching NMOS FETs. As shown in Fig. 4(a) , a pair of internal 50 Ω loads are typically integrated on-chip to match the external load impedance, which helps to absorb reflections induced by any impedance dis-continuity. However, this leads to a large static power consumed on the resistor R L . Assuming the desired output swing V out = I out · 50 Ω, the CML driver needs to burn 4 times of the output current at 4I out .
Alternatively, the push-pull driver architecture consumes no static power. The AC current will flow into the effective loading, which consists of the internal matching resistor and the external modulator in parallel. In this case, only 2x output current is necessary for the same swing, which saves half of the power consumption. Therefore, the PMOS/NMOS push-pull topology is utilized in this design, which integrates two separate current sources for both the top and the tail of the driver. They regulate the switching current that pushes into or pulls out of the load. The effective differential output is defined as the voltage drop on the load, which gets doubled to >6 V PP .
C. Voltage Stressing
There are two major design concerns in the CMOS driver. The first issue is the transistor's reliability under large voltage stress. The driver's output swing is higher than 3 V PP singleended in order to obtain a reasonable extinction ratio. In order to construct a sufficiently high reverse bias of the MZM and avoid output clipping, the driver utilizes a 4.5 V power supply, which unfortunately stresses the thin-oxide CMOS transistors. On one hand, it is desired to use thick-oxide but low-speed transistors to reliably handle the large swing. On the other hand, highspeed but thin-oxide transistors are desirable for high-bandwidth current switching. Therefore in this work, thin-oxide 65 nm NMOS FETs are used for the switching devices with a maximum 1.2 V stress tolerance, while thick-oxide FETs are stacked above to withstand the large 3 V stress. Furthermore, deep N-well NMOS transistors are used, such that the bulk can be independently biased for low-threshold and acceptable voltage stress. All the transistors' bulks are biased with a high-impedance path, preventing the large N-well to P-sub junction capacitor from degrading the bandwidth. Furthermore, a common-mode feedback is introduced that locks the output DC bias-point exactly at 2.2 V. The reference (V ref ) is generated by an internal bandgap and can be adjusted to within 20% range. The DC bias voltage should be the same as the modulator's termination, which guarantees no DC-leakage through the modulator.
D. Self-Loading
Another concern is the driver's self-loading that significantly degrades its bandwidth. Specifically, the input PMOS pair in push-pull topology reuses the DC current, but introduces >2x parasitic capacitance compared to pure NMOS. Besides, thickoxide cascode devices endure large voltage swing, but brings large capacitance to the output node. In this case, it is the huge self-loading limits the driver bandwidth, instead of the external 50 Ω MZM.
To solve this problem, we propose distributing the pushpull drivers into a pair of differential T-lines (Fig. 5) . Specifically, the driver cells are grouped into three segments, each of which has tunable unit cells. By enabling different number of them, the aggregated output current can be adjusted from 30 mA to 60 mA, which in turn doubles the output voltage swing, or maintain the same swing for loading variation between 33-50 Ω. The input and output T-lines are designed with different characteristic impedance. A lower impedance (33 Ω) is selected for the input T-line to absorb the large gate capacitances (C IN ) of each driver cell, as well as to achieve a high cut-off frequency that proportional to
where L IN is the unit-length inductance. At the same time, 50 Ω impedance is adopted for the output T-line, since the drain parasitic (C OUT ) is much smaller than the gate. Besides, the output T-line must match to the external 50 Ω MZM load. To keep the same propagation velocity in the two T-lines, we intentionally adopted lower characteristic impedance in the input, which helps to reduce the required inductance for equal index (refer to (2)). According to simulation results, the velocity mismatch doesn't necessarily destroy the output voltage, but drops its rising/falling speed and thus the equivalent bandwidth.
From simulation, the lumped input and output capacitance of each segment is designed as 210 fF and 128 fF respectively. Compared to a lumped implementation without this distributed T-line architecture, this topology extends the 3-dB bandwidth from 4 GHz to 25 GHz, for a 6x bandwidth improvement. Fig. 5 shows a block diagram of the entire MZM driver, including the continuous-time linear equalization (CTLE) input stage, and two inductive shunt-peaking pre-driver stages. Equalization compensates for the bandwidth loss due to the PCB trace and connectors. As shown in Fig. 5 , the measured data-dependent jitter (DDJ) improves significantly when 1.5 dB high-frequency boosting is enabled. Furthermore, the input buffer together with the pre-drivers provide ∼10 dB voltage gain, thereby achieving a 300 mV input sensitivity for the driver.
E. Hybrid Integration
The proposed MZM driver consisting of a 65 nm-CMOS MZM driver wire-bonded to an 180 nm-SOI MZ modulator. Traditionally, an off-chip bias-T, a large series capacitor, and a large shunt inductor are inserted to isolate the DC and define the DC-bias on the MZM side. However, capacitive coupling is not feasible in this hybrid integration, since the modulator presents a low impedance that causes the coupler's corner frequency to be high, leading to a long time period of DC-wandering. Fig. 6(a) shows the schematic of the proposed hybrid integrated transmitter. In this design, the driver's output DC point defines the modulator's DC-bias, which is forced to +2.2 V by an internal common-mode feedback loop. In order to realize direct DC-coupling, the modulator's ground is connected to the +4.5 V power of the driver, thereby providing a −2.3 V bias for the phase shifter. The modulator bandwidth and output extinction ratio can be adjusted by changing the DC bias point, using digital trimming of the on-chip bandgap (Fig. 6(b) ). The modulator is then terminated to +2.2 V using 50-ohm resistors, eliminating any DC current leakage from the driver.
IV. EXPERIMENTAL RESULTS
The proposed photonic MZM transmitter is composed of a bulk CMOS driver and a SOI CMOS modulator. The driver is fabricated in a 65 nm 1P9M CMOS process, occupying 1.82 mm 2 chip area including the 3 kV ESD I/O and PADs (Fig. 7) . Measurements are carried out on the driver individually, and then the hybrid integrated transmitter.
A. Electrical Driver Performance
The driver is first tested using a vector network analyzer (VNA) to characterize its gain and terminal impedance. Fig. 8(a) shows the driver S21, which shows its forward power gain with 50 Ω loads, as well as cascaded −3 dB bandwidth. The S21 includes the loss from the evaluation PCB trace, cables and connectors. The gain is approximately 26-28 dB across 10-11 GHz, which matches well the simulations. Compared with simulation results, the measured S21 shows lower bandwidth, due to our under-estimation of the capacitive parasitics from the I/O PADs and ESD diodes. Furthermore, the on-chip T-line absorbs less parasitic capacitance than expected due to the mutual inductance among 3 T-line segments. There is a 2∼3 dB gain drop in the measured S21, which comes from losses in the PCB traces, connectors (DC Blocks), testing cables and adapters (2.92 mm to 2.4 mm). The small-signal low frequency gain-drop is induced by the AC coupling cap at the driver's PMOS gate. Considering there is another DC coupling path in parallel at NMOS inputs, no significant DC wandering was observed in the PRBS31 data measurement.
The S22 measurement not only shows impedance matching to the external 50 Ω, but also implies that the additional parasitic capacitive loads have been effectively absorbed into the T-line. The S22 shows a mostly −10 dB reflection between 0.1-25 GHz. Small discontinuous impedances are mainly introduced by the bending of the test cables, as well as the imperfect connections between cables and connectors.
For the transient signal testing, differential PRBS-31 signals are fed into the driver, one of which is connected to an oscilloscope while the other one to a 50 Ω termination. The eyediagrams in Fig. 8(b) are measured with 10 dB and 16 dB (10 dB + 6 dB) attenuators inserted, which are used to protect the instrument from overloading.
B. Hybrid Integration
The MZM driver is directly bonded to the modulator as discussed in section-III. Fig. 9(a) shows the micro-photo of the MZM transmitter. In this particular hybrid bonding, the MZM chip is 300 um thicker than the CMOS driver, making it challenging to connect a very short bond wire between the driver and MZM. Since a larger bonding inductance leads to a more severe impedance discontinuity, we designed an on-board cavity for the MZM chip, allowing its surface to sit at the same altitude as the driver (Fig. 9(b) ). Furthermore, the far-ends of the MZM are bonded to a pair of high-bandwidth resistors, which in turn are terminated to a balanced 2.2 V DC voltage for bias. Since this voltage tracks the driver output DC, no leakage is observed in the modulator. The 4.5 V power supply provides both the reverse bias to the modulator and the supply for driver. Therefore, Fig. 10 shows the optical measurement setup of the proposed transmitter. In the optical path, a tunable laser emits 14 dBm light at 1551 nm wavelength. An optical amplifier with 10 db gain is inserted prior to the MZI modulator. There is 15.8 dB total loss in the coupling and transmitting in the modulator, where 6.8 dB comes from the waveguide, doping and electrodes, and 9 dB comes from the grating coupler. Finally, the optical output is fed into a sampling oscilloscope with optical modules, where the input power is about 5 dBm. In the electrical path, a Bit Pattern Generator (BPG) generates 25 Gb/s differential PRBS inputs. The signal passes a bias-T to isolate the DC, and then arrives at the driver with about 300 mV voltage-swing. A computer configures the chip through SPI interface. The total loss of the fiber and connecters are an estimated 3.7 dB.
C. Optical Performance
The optical performance is measured both for single-ended and differential configuration. Fig. 11(a) shows the single-ended mode, where only one arm is driven by a 3.2 V PP voltage, while the other one is terminated to 50 Ω load through a DC-block. Fig. 11(b) shows the differential configuration and its measured eye-diagrams, which demonstrates a ∼2x improvement in the extinction ratio when compared with the single-ended eye. Furthermore, differential drive removes the off-chip matching resistor, shortening the current return path, and thus improves the BW of the transmitter significantly. The extinction ratio (ER) of the differential optical eye diagram is 4.1 dB for a 1.5 mm length MZM operating at 25 Gb/s. The duty cycle distortion seen in Fig. 11(b) mainly comes from the MZM, in which the phase shifters are constructed by reverse-biased P/N junctions. When the transient voltage applied changes, the modulator presents different capacitance to the driver, which in turn leads to asymmetric rising and falling time.
D. Performance Summary and Comparison
Table I provides the performance summary and comparison with the state-of-the-art. The most significant contribution of this work is demonstrating a 6.4 V PP,diff high-swing driver in CMOS, which is hybrid integrated to a MZM transmitter running up to 25 Gb/s. Except for the special SISCAP modulator used in [9] , this TW-MZM transmitter achieves the lowest power, highest data-rate, largest-swing, and is compatible with conventional CMOS processes.
V. CONCLUSION
This work details the design of MZM-based transmitters from the circuit design's point of view, including the electrode selection, driving scheme and velocity match. Both advantages and disadvantages can be found for both III-V compounds and silicon-based MZMs. Based on the discussions, a 25 Gb/s hybrid integrated Si-photonics MZM transmitter is demonstrated, where up to 40% power savings are achieved by proposing a push-pull driver cell and distributing them into a distributed artificial T-line. Measurement results show that the driver is able to output 6.4 V PP maximum differential voltage swing, while maintaining the electrical bandwidth for an open 25 Gb/s eye-diagram. Hybrid integration is realized by direct bonding between the driver and MZM chips. Clear optical eye-diagrams are measured at 25 Gb/s with >4 dB ER, while consuming only 520 mW power.
